

Design Of DSP Application In Low Power Specific Parallel Array Multiplier

R.Subalakshmi

Department of Electronics and Communication Engineering

M. Kumarasamy College of Engineering

subaece4@gmail.com

Abstract—A digital signal processor is an important kernel of multiplier. Two important design of multiplier factor is Power consumption and area owing to circuit complexity. For each portable device the power consumption issue of avoiding cooling package and reliability issues is simply too difficult for massive battery life and high finish circuits. Selective activation multiplier and partitioned multiplier have a two architectures can be proposed for a two-input signed multipliers are decreased by power consumption. The multiplier of area and speed is important for speed increment which results for large area consumption. It ought to be fast and consume less space by multiplying. Average the area and time overhead by prior-art low-power techniques may be easily implemented.

Index Terms— Discrete wavelet transforms, Discrete cosine transform, Information entropy, Low-pass Filters Multiplying circuits, Power dissipation, Partitioned multiplier, Selective activation multiplier

1. INTRODUCTION

Energy consumption and power dissipation were progressing vital of portable devices for the requirement of extended battery life. Whereas the cost of inexperienced server farms the wide-spread use of the very high density circuit are for a reduction in the operation and the related heat management issues. In digital process circuits has reduced power consumption for huge research effort has been devoted over the last decades. Remarkable progress has been achieved by starting the transistor-level techniques up to algorithm selection and system-level optimization. Algorithmic and system level can achieve at the substantial power reduction in a contemporary systematic technique is combined with the optimization of basic hardware process units, reducing power and energy requirements. Three sum terms, namely dynamic, statics and electrical-circuit power by the full power utilization of digital system.

1.1 Multiplier

For the magnitude of explicit macro-policy live variety are often indicated. For the quantity of additional effects in a policy multiplier attempt can be measured immediately. The value of the reduced taxes will have less effect than the decrease in taxation, whereas bigger income which could lead to cause a rise in consumption and employment industries of great demand and then on. Effect of policy measure equals the multiplier factor time to the total effect of the implemented policy.

1.2 Low power multiplier

For Reduction the log-depth tree network utilized in Wallace tree designs it will be faster, irregular and trade for simple layout speed. For low power applications Wallace tree styles are avoided to consume extra power. For large bit multipliers the career saves structure are quicker, has the disadvantage of being very

irregular in the Wallace tree multiplier, it complicates the task with an efficient layout. Wallace tree is that the high speed multiplier factor. The number of partial products reduced to increase speed in Booth multiplier factor technique. In 8-bit booth multiplier factor the four partial products to be further rather than of eight changed booth encoding is used to avoid variable size partial product arrays. Dividing them into three digits severally the multiplier factor has to be converted into a Radix-4 number before designing MBE to overcome the carry propagation drawback the different logic design have been employed. Introduced by the ripple impact of the carry bits to overcome the latency is designed by carry look ahead adder.

2. CONVENTIONAL ARRAY MULTIPLIER

Array multiplier factor may be a better option in DSP applications owing to its smaller layout and high throughput. Based on standard add and shift operations. Its structure organized for several stages of AND gates and full adder cells.

It may consist of either ripple carry adders (RCAs) and carry save adders (CSAs. For $N(x) \cdot N$ multiplication RCAs based multiplier needs $3N$ adders and takes $2N+1$ adders delay in the worst case. However CSAs based multiplier needs $3N$ adders to perform multiplication but takes $N + 2$ adders delay in the worst case. In CSA based multiplier, carry has to be propagate from $(j-1)^{\text{th}}$ row to j^{th} row and then $(j+1)^{\text{th}}$ row. Braun Multiplier is also known as CSA based parallel array multiplier. The limitation of the Braun multiplier is its logical architecture leads to more power consumption and hardware cost. Architectural modification manages through power reduction for row bypassing, column bypassing, row and column bypassing and circuit level modification. Based on the concept of improved column bypassing with new adder architecture, a low power and high speed multiplier is proposed with lesser hardware cost.

3. INTRODUCED ARCHITECTURES

The power consumed in multipliers is reduced. In

synthesis and optimization tools are not commonly has an input data in hardware optimization cannot be exploited. To partition a multiplier factor in planned design for every change of the input not all element are activated .In normal distribution one represented for input sequence with mean zero and Variance1in Fig 1, the interval $(-5\sigma, 5\sigma)$ is assumed for dynamic range. Data, statistics predict a closed to zero value of taken by an input. Multiplication is required to decrease power consumption is that the main advantage of this paper.

3.1 Selective Activation Approach

For decrease power consumption any optimizations may be introduced. The planned selective-activation multiplier factor design, it provides two methods for a small-number and large-number multiplications.

The utilization of small number multiplication is that the worth of predefined ranges of the path of remaining part will inactive. The larger number of multiplication path is definitely a value is in as predefined range. Proposed system is shown in Fig. 1. Large no of the multiplications are implemented on the left side and a small number of multiplications are implemented on right side. Inputs a and b in bit-width and is split into Ah, Bh and Al, Bl

$$A_h = a[n - 1, m]$$

$$A_l = a[m - 1, 0]$$

$$B_h = b[n - 1, m]$$

$$B_l = b[m - 1, 0]$$

Where Al and Bl is the m least significant bits of the inputs a and b equality Ah, Bh are the n- m most significant bits and $m \leq n - 2$. Every Ah and Bh are either all-one or all-zero word for input a and b within the vary $[-2m, 2m - 1]$ is declared by select signal. For the small-number path design it includes a $m \times m$, unsigned multiplier factor and necessary sign extension units.




Fig. 1 Selective activation architecture

To calculate the product Concatenations, additions, and subtractions are used. Depend on the select signal the input arrives and it can be stored in the corresponding register denoted as R (aa1), R(bb1), R(aa0), R(bb0) Between the proposed and the earlier architecture the selective storage is a difference.

3.2 Partitioned Multiplier Approach

The small-number path most significant part of the input is all-one or all-zero is used by selective activation design. For certain applications this requirement is not applicable. For most significant part the input data assume a certain value and most of the inputs in DWT and DCT sequence not the least bit in zero value. The operation of the design will be described for algorithm 2. In this multiplier the multiplication is split into four products p22, p21, p12, and p11 is used by partitioned multiplication. From this p11 is unsigned and therefore remaining three products are signed. Corresponding input registers Raa0, Raa1, Rbb0 and Rbb1 is stored for each input. For corresponding input data change value for partial multiplication is executed




Fig.2 partitioning multiplier architecture

The average activity of p12, p21 a minimum one input remains unchanged and for p11 demonstrates full range power consumption and p22 has to require static power. A variety of applications are achieved by power consumption. In multiplier architectures has been found image processing applications are DCT and DWT.

4. SIMULATION TOOLS

Initially, to start with the Verilog code for a particular design is written and tested. Simulation is done using Mentor’s Modelsim for both Verilog simulators. Modelsim is a simulation and Verilog, and other mixed-language designs .To start with a working library is created and the code is compiled using the commands depending upon whether the code is Verilog. Verilog from Synopsys for high-performance, high-capacity and Verilog simulator that incorporates advanced high-level abstraction, and verified into an open platform.

5. CONCLUSION

Digital multipliers are one among critical arithmetic units. Power utilization is the crucial factor to be considered in recent decades, many researches are focusing on low power architectures. The characteristics of input data and the processing algorithm are

main advantages of the extensive power consumption simulations are shown by reducing power consumption. The above surveyed papers present the low power design along with other features such as lifetime enhancement, low area complexity.

ACKNOWLEDGEMENTS

The authors would like to thank the anonymous reviewers for their valuable comments and suggestions.

REFERENCES

- [1] N. J. August , D.S.Ha, “Low power design of DCT and IDCT for low bit rate video codec”, IEEE Trans. On Multimedia, 2004; 6, 414 – 422.
- [2] P. Sasikumar, C. Vivek, P. Jayakrishnan, “Key-Management Systems in Vehicular Ad-Hoc Networks”, International Journal Of Computer Applications, 2010; 10, 23-28.
- [3] R. Krishnan, O. P. Gangwal, J. V. Eijndhoven, A. Kumar, “Design of a 2D DCT/IDCT application specific VLIW processor supporting scaled and sub-sampled blocks”, Proceeding of the 16th International Conference on VLSI Design, 2003; 177-182.
- [4] Shriram, K. Vasudevan, C. Vivek “An Intelligent Attempt to Export Files into Cloud in Handheld Devices through Gesture Recognition”, Indian Journal of Science and Technology, 2015; 1-8.
- [5] Zhang, M. Talley, W. Badawy, M. Weeks, and M. Bayoumi, “A low power prototype for a 3D discrete wavelet transform processor”, in Proc. ISCAS 1999; 1, 145–148.
- [6] Vivek C, Audithan S, Robust Analysis of the Rock Texture Image Based on the Boosting Classifier with Gabor Wavelet Features, Journal of Theoretical and Applied Information Technology, 69, 2014, 562-570.
- [7] Kang, J.-Y. & Gaudiot, J.-L “A simple high-Speed multiplier design”, IEEE Transactions on Computers, 10, 1253–1258.
- [8] Shriram, K. Vasudevan, C. Vivek, S. Srivathsan “An Intelligent Boxing Application through Augmented Reality for two users–Human Computer Interaction Attempt”, Indian Journal of Science and Technology, 2014; 8, 1-7.
- [9] F. Najm, “Transition density, a stochastic measure of activity in digital circuits”, Proc. 28th Design Automation Conf, 1991; 644-649.
- [10] S. Palanivel Rajan, C. Vivek, “Blending Augmented Reality and Cloud - Need of the hour and an innovative approach”, Journal of Chemical and Pharmaceutical Sciences, ISSN No.: 0974-2115, Special Issue : 8, pp. 23-27, 2016.
- [11] James, R. K. Shahana, T. K. Jacob, K. P. Sasi “Decimal multiplication using compact BCD multiplier”, International conference on electronic design , 1–6.
- [12] C. Vivek, S. Palanivel Rajan, “Review of Low Power and High Speed Implementation of 3-bit Flash Analog to Digital Converter”, Journal of Chemical and Pharmaceutical Sciences, ISSN No.: 0974-2115, Special Issue : 8, pp. 74-78, 2016.
- [13] J. Park, J. Kim, S. Moon, “Low-power booth multiplier architecture with dynamic operand interchange technique for multimedia cloud computing”, Advanced Science Letters, 2013; 6, 1744–1748.
- [14] S. Palanivel Rajan, T. Dinesh, “Systematic Review on Wearable Driver Vigilance System with Future Research Directions”, International Journal of Applied Engineering Research, ISSN No.: 0973-4562, Vol. 10, Issue No.1, pp. 627- 632, 2015.
- [15] S. Kim, M. Papaefthymiou, “Reconfigurable low energy multiplier for multimedia system design”, IEEE Computer Society Workshop on VLSI, 2000; 129–134.
- [16] S. Palanivel Rajan, T. Dinesh, “Analysis of Human Brain Disorders for Effectual Hippocampus Surveillance”, International Journal of Modern Sciences and Engineering Technology, ISSN 2349-3755, Vol. No.: 2, Issue No.: 2, pages: 38-45, 2015.
- [17] C. J. Nicol, P. Larsson, “Low power multiplication for FIR filters,” Proc. ISLPED, 1997; 76–79.
- [18] S. Palanivel Rajan, et.al., “Performance Evaluation of Mobile Phone Radiation Minimization through Characteristic Impedance Measurement for Health-Care Applications”, IEEE Digital Library Xplore, ISBN : 978-1-4673-2047-4, IEEE Catalog Number: CFP1221T-CDR, 2012.
- [19] D. Flynn, R. Aitken, A. Gibbons, K. Shi, “Low Power Methodology Manual: For System-on-chip Design”, Springer, 2007.
- [20] S. Palanivel Rajan, et.al., “Experimental Explorations on EOG Signal Processing for Real Time Applications in LabVIEW”, IEEE Digital Library Xplore, ISBN : 978-1-4673-2047-4, IEEE Catalog Number: CFP1221T-CDR, 2012.
- [21] C. Vivek, S. Audithan, “Texture Classification by Shearlet Band Signatures”, Asian Journal of Scientific Research, 2014; 7, 94-101.
- [22] S. Palanivel Rajan, et.al., “Visual and tag-based social image search based on hypergraph ranking method”, IEEE Digital Library Xplore, ISBN : 978-1-4799-3835-3, INSPEC Accession Number : 14916051, DOI : [10.1109/ICICES.2014.7034079](https://doi.org/10.1109/ICICES.2014.7034079), 2015.