

Novel SEC-DAEC-DNAEC Correction Codes Derived From Orthogonal Latin Square Codes

Stephie Hennah. J
Department of VLSI Design
Karunya University
Karunya Nagar, Coimbatore-641114, India
stephiehennah@gmail.com

Mr. Augustine Fletcher M.E.,
Department of VLSI Design
Karunya University
Karunya Nagar, Coimbatore-641114, India
fletcher@karunya.edu

Abstract— Memories are more prone to errors. Redundancy is one technique to get rid of the errors in memories ie, to add some extra data to a message, which the receiver can use to check correctness of the data at the receiver side, and to get the data that is said to be corrupt. In order to ensure that memory contents are error free, single error correction double error detection (SEC-DED) codes are used, however, with recent advancement in technology, soft errors often affect more than one memory bit. But SEC-DED codes will not be able to correct multiple errors, and so interleaving is one common method that has been adopted. Interleaving has always affected memory design and cannot be used in memories at all circumstances. SEC-DED-DAEC codes when used has higher rates of decoder complexity and delay. Another important issue is that most of the time the methods that are carried out in new SEC-DED-DAEC codes may miscorrect some double nonadjacent bit errors. Apart from these methods OLS codes can be used, that can correct memories and caches. Their error correction capabilities can be adapted to the error rate or to the mode of operation. In this brief, a new class of SEC-DED DAEC DNAEC codes is derived from orthogonal Latin squares codes is presented. The new codes significantly reduce the decoding complexity and delay. Furthermore it has the advantage of reduced check bits and also has improved reliability of correcting even the errors that are not adjacently occurring.

Index Terms— Single Error Correction (SEC), Double Adjacent Error Correction (DAEC), Memory, Orthogonal Latin squares (OLS)



I. INTRODUCTION

For all these years errors in memories were not of concern since they were minimally affecting the correctness of the system. But later as the technology increased the complexity eventually increased and the correctness of the data became the increasingly significant factor for a memory.

As the trend in semiconductor memory design continues toward higher chip density and larger storage capacity, ECCs are becoming a more cost-effective means of maintaining a high level of system reliability. A memory system can be made fault tolerant with the application of an error correcting code; i.e., the mean time between failures of a properly designed memory system can be significantly increased with ECC. In this context, a system fails only when the errors exceed the error-correcting capability of the code. Also, in order to optimize data integrity, the ECC should have the capability of detecting the most likely of the errors that are not correctable.

Radiation from high-energy neutrons and an alpha particle can cause a single-event upset (SEU) that may alter the state of the system resulting in a soft error. There are two forms of errors formed. One is the Soft error and other is the

Hard error. Hard errors are caused by struck-at faults or by permanent physical damage to the device. Soft errors are temporary errors such as an alpha particle induced error that can go away when the next write operation occurs.

An error correcting code is used to correct both soft errors and hard errors. A data can have a single error and multiple errors. Several methods have been used for deriving an error correcting code through heuristic search that can detect and correct the most likely double bit errors in a memory while minimizing the miscorrection probability of the non-adjacent double bits error.

The remainder of the paper is structured as follows. Section 2 related works in the error correction codes. Section 3 presents the brief introduction about the OLS codes. Section 4 is all about the OS-MLD. Section 5 is the construction of error correction code and double adjacent and non-adjacent error correction codes. Section 6 is the simulation analysis and section 7 concludes the work.

II. RELATED WORK

Error-correcting codes used in early computer memory systems were of the class of single-error-correcting with double error-detecting (SEC-DED) codes. A SEC-DED code is

16 bit in Data = 1100000110000111
 Check bits= 12

Number of errors	Encoded data	Decoded data	Error state	Non correct able error
No error	1110000 0000100 1010000 0010111	11000001100 00111	0	0
Single error	1111000 0000100 1010000 0010111	11000001100 00111	1	0
Double adjacent error	1111100 0000100 1010000 0010111	11000001100 00111	1	0
Double non adjacent error	1111000 0000110 1010000 0010111	11000001100 00111	1	1

16 bit in Data = 1100000110000011
 Check bits= 8

Number of errors	Encoded data	Decoded data	Error state	Non correct able errors
No error	101000010 101001110 000011	11000001100 00011	0	0
Single error	001000010 101001110 000011	11000001100 00011	1	0
Double adjacent error	101110010 101001110 000011	11000001100 00011	1	0
Double non adjacent error	001000010 101001110 000010	11000001100 00011	1	0

The simulations are also done for area, delay and power using Xilinx again. The area is in terms of gate count and delay in nanoseconds

ANALYSIS

	Area (gate count)	Delay (NS)	Power (mW)
Encoder SEC DAEC	72	7.85	24
Decoder	240	10.79	24
Encoder SEC DAEC DNAEC	48	7.85	24
Decoder	282	19.10	24

VII. CONCLUSION

A new class of SEC-DED-DAEC-DNAC codes has been presented. The codes are derived from DEC OLS codes and can be decoded with low latency. The noteworthy advantageous feature is that the codes do not experience miscorrections when double nonadjacent error occurs. This is found to be interesting to minimize silent data corruption. The codes can also correct nonadjacent double errors. Compared with existing SEC-DED-DAEC codes, they require a lesser number of parity check bits. The codes have been implemented in HDL and the resulting implementations compared with existing SEC-DED-DAEC codes.

REFERENCES

- [1] C. L. Chen and M. Y. Hsiao, "Error-correcting codes for semi conductor memory applications: A state-of-the-art review," IBM J. Res. Develop., vol. 28, no. 2, pp. 124–134, Mar. 1984.
- [2] M. Y. Hsiao, "A class of optimal minimum odd-weight column SEC-DED codes," IBM J. Res. Develop., vol. 14, no. 4, pp. 395–301, Jul. 1970.
- [3] A. Dutta and N. A. Toubia, "Multiple bit upset tolerant memory using a selective cycle avoidance based SEC-DED-DAEC code," in Proc. 25th IEEE VLSI Test Symp., May 2007, pp. 349–354.
- [4] R. Naseer and J. Draper, "DEC ECC design to improve memory reliability in sub-100 nm technologies," in Proc. IEEE ICECS, Sep. 2008, pp. 586–589.
- [5] G. C. Cardarilli, M. Ottavi, S. Pontarelli, M. Re, and A. Salsano, "Fault tolerant solid state mass memory for space applications," IEEE Trans. Aerosp. Electron. Syst., vol. 41, no. 4, pp. 1353–1372, Oct. 2005.
- [6] S. Lin and D. J. Costello, Error Control Coding, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall, 2004.

- [7] S. Ghosh and P. D. Lincoln, "Dynamic low-density parity check codes for fault-tolerant nano-scale memory," in Proc. Found. Nanosci. FNAN, 2007.
- [8] H. Naeimi and A. DeHon, "Fault secure encoder and decoder for nanomemory applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 4, pp. 473–486, Apr. 2009.
- [9] S. Liu, P. Reviriego, and J. A. Maestro, "Efficient majority logic fault detection with difference-set codes for memory applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 1, pp. 148–156, Jan. 2012.
- [10] P. Reviriego, M. Flanagan, S. Liu, and J. A. Maestro, "Multiple cell upset correction in memories using difference set codes," IEEE Trans. Circuits Syst. I, Regular Papers, vol. 59, no. 11, pp. 2592–2599, Nov. 2012.